Show simple item record

dc.contributor.advisorNagchoudhuri, Dipankar
dc.contributor.advisorMandal, Sushanta Kumar
dc.contributor.authorRanjith, P
dc.date.accessioned2017-06-10T14:37:26Z
dc.date.available2017-06-10T14:37:26Z
dc.date.issued2008
dc.identifier.citationRanjith, P (2008). Designing of an efficient power clock generation circuit for complementary pass-transistor adiabatic carry save multiplier. Dhirubhai Ambani Institute of Information and Communication Technology, x, 56 p. (Acc.No: T00160)
dc.identifier.urihttp://drsr.daiict.ac.in/handle/123456789/197
dc.description.abstractThis thesis presents a novel four-phase power clock generator for low power adiabatic logic without using inductors. The power clock generator is designed using current mirror arrangement of PMOS and NMOS transistors. Different logic families have been studied and Complementary Pass-transistor Adiabatic Logic (CPAL) is chosen to implement an adiabatic carry save multiplier as it gives less energy dissipation per cycle than other logic families at higher load capacitances and higher loads. The power clock is designed for CPAL which requires four phase trapezoidal waveform. An 8-bit carry save multiplier is designed which is used as load to clock generation circuit. The clock generator consumes equal energy per cycle at all frequencies. The control logic required for clock generation circuit is also simple to implement. Conversion efficiency of the order of 10% is obtained for an equivalent load capacitance of 2pF. The simulations are done using LT spice in 0.25μm TSMC technology. Layouts are drawn in MAGIC 7.1.
dc.publisherDhirubhai Ambani Institute of Information and Communication Technology
dc.subjectIntegrated circuits
dc.subjectVery large scale integration
dc.subjectDesign and construction
dc.subjectLow voltage integrated circuits
dc.subjectDesign and construction
dc.subjectLogic circuits
dc.subjectBipolar integrated circuits
dc.subjectMetal oxide semiconductors complementary
dc.classification.ddc621.39732 RAN
dc.titleDesigning of an efficient power clock generation circuit for complementary pass-transistor adiabatic logic carry save multiplier
dc.typeDissertation
dc.degreeM. Tech
dc.student.id200611021
dc.accession.numberT00160


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record