Show simple item record

dc.contributor.advisorSen, Subhajit
dc.contributor.authorTiwari, Sandeep Kumar
dc.date.accessioned2017-06-10T14:40:06Z
dc.date.available2017-06-10T14:40:06Z
dc.date.issued2012
dc.identifier.citationTiwari, Sandeep Kumar (2012). Design & layout of a low voltage folding & interpolation ADC for high speed applications. Dhirubhai Ambani Institute of Information and Communication Technology, xii, 39 p. (Acc.No: T00370)
dc.identifier.urihttp://drsr.daiict.ac.in/handle/123456789/407
dc.description.abstractAnalog to Digital Converters (ADC) and Digital to Analog Converters (DAC) plays a vital role in mixed analog signalling, communication and digital signal processing world. Now a day, the demand for designing of high speed, low power and low voltage ADCs are increasing tremendously in high speed data processing applications. In the folding and interpolation ADCs folding amplifiers have the serious bandwidth limitation problem because of larger parasitic capacitance and resistance at the output node. In this thesis work a low voltage and high speed folding and interpolation ADC is implemented using current steering CMOS folding amplifier followed by transresistance amplifier (TRA) in UMC 180nm CMOS technology. The current steering folding amplifier significantly reduces power as well as number of tail current sources compared to the conventional folding amplifier. Transresistance amplifier, which is connected at the output of folding amplifier, avoids the analog bandwidth limitation problem. MSB and LSB bits are generated simultaneously at the output therefore sample and hold circuit is not required in this architecture. This proposed circuit works at 1.8V power supply and 85 MSamples/S and consumes 70mW power. Simulation and Layout of Folding and Interpolation ADC were done using UMC CMOS 180nm technology in the Cadence Analog Design Environment
dc.publisherDhirubhai Ambani Institute of Information and Communication Technology
dc.subjectIntegrated circuits
dc.subjectDesign and construction
dc.subjectMixed signal circuits
dc.subjectSignal processing
dc.subjectDigital techniques
dc.subjectAnalog-to-digital converters
dc.subjectLow voltage integrated circuits
dc.subjectComputer-aided design
dc.classification.ddc621.3815 TIW
dc.titleDesign & layout of a low voltage folding & interpolation ADC for high speed applications
dc.typeDissertation
dc.degreeM. Tech
dc.student.id201011043
dc.accession.numberT00370


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record