| dc.contributor.advisor | Parekh, Rutu | |
| dc.contributor.advisor | Agrawal, Yash | |
| dc.contributor.author | Banik, Sanghamitra | |
| dc.contributor.author | Trivedi, Rachesh | |
| dc.date.accessioned | 2020-09-14T07:48:57Z | |
| dc.date.available | 2020-09-14T07:48:57Z | |
| dc.date.issued | 2019 | |
| dc.identifier.citation | Banik, Sanghamitra ; Trivedi, Rachesh (2019). Design of prominent floating point multiplier using single electron transistor operating at room temperature. Dhirubhai Ambani Institute of Information and Communication Technology, 23p. (Acc.No: T00795) | |
| dc.identifier.uri | http://drsr.daiict.ac.in//handle/123456789/876 | |
| dc.description.abstract | This project work has two main objectives. First is to introduce SET based device in digital logic circuit design. SET based devices has tremendous potential for the exploration to improve the current CMOS based device. The other objective is to implement 8bit,16bit and 32bit floating point multiplier. Performance analysis of and comparison of SET based floating point multiplier has been done with 16nm technology.An efficient floating point multiplier based on single electron transistor is proposed in this work. The aim is to work beyond CMOS technology and current trending research area in Nano-electronics. | |
| dc.publisher | Dhirubhai Ambani Institute of Information and Communication Technology | |
| dc.subject | SET based device | |
| dc.subject | FINFET CMOS technology | |
| dc.subject | TDC | |
| dc.classification.ddc | 621.3815 BAN | |
| dc.title | Design of prominent floating point multiplier using single electron transistor operating at room temperature | |
| dc.type | Dissertation | |
| dc.degree | M.Tech | |
| dc.student.id | 201711041 | |
| dc.accession.number | T00796 | |
